Cache coherency

Results: 118



#Item
91Cache / Cache coherency / Minnesota State Park Geocaching Challenge / Computing / CPU cache / GPS / Geocaching / Hobbies

PICA CHO PEAK S TATE PA RK GEOCACHE PERMIT APPLICATION Date: _______/_______/ 20_____ Cache Name: ___________________________________________________________ Cache Code (to be entered once approved) : _________

Add to Reading List

Source URL: azstateparks.com

Language: English - Date: 2013-07-30 16:39:46
92Cache / Cache coherency / Minnesota State Park Geocaching Challenge / Computing / Behavior / GPS / Geocaching / Hobbies

San Dieguito River Park Geocaching Policy Page 1 of 1 General Provisions: All requests for geocache placement in the San Dieguito River Park (SDRP) will be in writing and

Add to Reading List

Source URL: www.sdrp.org

Language: English - Date: 2005-07-04 22:47:14
93Theoretical computer science / Instruction set architectures / Computer memory / Parallel computing / Cache coherency / Model checking / CPU cache / Formal verification / Communications protocol / Computing / Computer architecture / Computer hardware

Checking Cache-Coherence Protocols with TLA+ Rajeev Joshi HP Labs, Systems Research Center, Palo Alto, CA. Leslie Lamport Microsoft Research, Mountain View, CA.

Add to Reading List

Source URL: www.markrtuttle.com

Language: English - Date: 2007-04-26 00:00:00
94Parallel computing / Cache coherence / Cache / Communications protocol / DEC Alpha / Temporal logic of actions / Model checking / Leslie Lamport / Correctness / Computing / Concurrent computing / Cache coherency

Cache Coherence Verification with TLA+ Homayoon Akhiani, Damien Doligez, Paul Harter, Leslie Lamport, Joshua Scheid, Mark Tuttle , and Yuan Yu Compaq Computer Corporation We used the specification language TLA+ to ana

Add to Reading List

Source URL: www.markrtuttle.com

Language: English - Date: 2007-04-26 00:00:00
95Concurrent computing / Transaction processing / Computer memory / CPU cache / Central processing unit / MESI protocol / Lock / Cache / Linearizability / Computing / Cache coherency / Concurrency control

DeNovoND: Efficient Hardware Support for Disciplined Non-Determinism Hyojin Sung, Rakesh Komuravelli, and Sarita V. Adve Department of Computer Science University of Illinois at Urbana-Champaign {sung12, komurav1, sadve}

Add to Reading List

Source URL: rsim.cs.illinois.edu

Language: English - Date: 2013-02-13 15:41:56
96Cache coherency / Parallel computing / Cryptographic protocols / Communications protocol / Data transmission / Protocols / Cache coherence / Model checking / Cache / Computing / Concurrent computing / Data

Parametric Verification of Industrial Cache Protocols M URALI TALUPUR S AVA K RSTI C´ J OHN O’L EARY

Add to Reading List

Source URL: www.markrtuttle.com

Language: English - Date: 2011-09-30 00:00:00
97Cache coherency / Waymarking / Computing / Cache / Behavior / Digital media / Minnesota State Park Geocaching Challenge / Geokrety / GPS / Hobbies / Geocaching

DEPARTMENT OF PARKS AND TOURISM

Add to Reading List

Source URL: www.adptfoi.com

Language: English - Date: 2013-07-05 11:29:18
98Parallel computing / CPU cache / Cache / Central processing unit / Scalable Coherent Interface / Bus sniffing / Computing / Cache coherency / Computer memory

Appeared in the Proceedings of the 20th Intl. Symp. on Computer Architecture, May[removed]The Performance of Cache-Coherent Ring-based Multiprocessors Luiz André Barroso and Michel Dubois [removed]; dubois@par

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2005-03-07 23:37:39
99Parallel computing / Scalable Coherent Interface / Supercomputers / Computer memory / Cache coherence / CPU cache / Cache / Linked list / Bus sniffing / Computing / Cache coherency / Concurrent computing

Appeared in the IEEE Transactions on Computers, July[removed]Performance Evaluation of the Slotted Ring Multiprocessor Luiz André Barroso and Michel Dubois Department of Electrical Engineering-Systems

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2005-03-07 23:37:47
100Computer memory / Cache coherency / Central processing unit / Non-Uniform Memory Access / Multiprocessing / Cache coherence / Bus sniffing / Uniform memory access / CPU cache / Concurrent computing / Computing / Parallel computing

DESIGN OPTIONS FOR SMALL SCALE SHARED MEMORY MULTIPROCESSORS by Luiz André Barroso

Add to Reading List

Source URL: barroso.org

Language: English - Date: 2007-04-16 15:40:01
UPDATE